Micron: Addressing Process Scaling Challenges in Server Memory

Servers demand memory that is continually higher performance and lower power while the manufacturing base quickly transitions to sub-20nm process nodes. DRAM refresh-related single bits continue to dominate memory “failure” paretos. However, given appropriate system design these highly unpredictable yet correctable events can be adequately addressed, even with leading edge memory. This discussion will focus on the performance and tradeoffs of implementing ECC and the reliability concerns of refresh-related single bits prevalent in the ramp of new process nodes.

via Micron Technology

Category: Hardware
About The Author
- Micron is a global leader in advanced semiconductor systems, with more than 35 years of memory expertise. Micron’s broad portfolio of high-performance DRAM, NAND Flash, NOR Flash, SSDs, modules, MCPs, and other system solutions enable the world’s most innovative computing, consumer, enterprise storage, networking, mobile, embedded and automotive applications.

Tell us what you think...